|Home > Register descriptions > AArch64 system registers > CPTR_EL2, Architectural Feature Trap Register, EL2|
The CPTR_EL2 controls trapping to EL2 for accesses to CPACR, trace functionality and registers associated with Advanced SIMD and floating-point execution. It also controls EL2 access to this functionality.
CPTR_EL2 is a 32-bit register, and is part of the Virtualization registers functional group.
Trap Trace Access.
This bit is not implemented. RES0.
RW fields in this register reset to unknown values.
Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.