B2.94 RMR_EL3, Reset Management Register

The RMR_EL3 controls the execution state that the core boots into and allows request of a Warm reset.

Bit field descriptions

RMR_EL3 is a 32-bit register, and is part of the Reset management registers functional group.

Figure B2-77 RMR_EL3 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

RES0, [31:2]
RES0 Reserved.
RR, [1]

Reset Request. The possible values are:

0 This is the reset value on both a Warm and a Cold reset.
1 Requests a Warm reset.

The bit is strictly a request.

RES1, [0]
RES1 Reserved.

There are no configuration notes.

Details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Non-ConfidentialPDF file icon PDF version100798_0400_00_en
Copyright © 2016–2019 Arm Limited or its affiliates. All rights reserved.