|Home > Debug registers > Memory-mapped PMU registers > PMCFGR, Performance Monitors Configuration Register|
The PMCFGR contains PMU specific configuration data.
The PMCFGR is a 32-bit register.
Export supported. The value is:
|Export is supported. PMCR_EL0.EX is read/write.|
Cycle counter has pre-scale. The value is:
|PMCR_EL0.D is read/write.|
Dedicated cycle counter supported. The value is:
|Dedicated cycle counter is supported.|
Counter size. The value is:
Number of event counters. The value is:
Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.
The PMCFGR can be accessed through the external debug interface, offset