|Home > Debug registers > ETM registers > TRCTSCTLR, Global Timestamp Control Register|
The TRCTSCTLR controls the insertion of global timestamps in the trace streams. When the selected event is triggered, the trace unit inserts a global timestamp into the trace streams. The event is selected from one of the Resource Selectors.
The TRCTSCTLR is a 32-bit register.
Bit fields and details not provided in this description are architecturally defined. See the Arm® Embedded Trace Macrocell Architecture Specification ETMv4.
The TRCTSCTLR can be accessed through the external debug interface, offset