|Home > Debug registers > ETM registers > TRCSEQRSTEVR, Sequencer Reset Control Register|
The TRCSEQRSTEVR resets the sequencer to state 0.
The TRCSEQRSTEVR is a 32-bit register
Selects the resource type to move back to state 0:
|Single selected resource.|
|Boolean combined resource pair.|
Selects the resource number, based on the value of RESETTYPE:
When RESETTYPE is 0, selects a single selected resource from 0-15 defined by bits[3:0].
When RESETTYPE is 1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].
Bit fields and details not provided in this description are architecturally defined. See the Arm® Embedded Trace Macrocell Architecture Specification ETMv4.
The TRCSEQRSTEVR can be accessed through the external debug interface, offset