|Home > Debug registers > ETM registers > TRCIDR1, ID Register 1|
The TRCIDR1 returns the base architecture of the trace unit.
The TRCIDR1 is a 32-bit register.
Indicates which company designed the trace unit:
Major trace unit architecture version number:
Minor trace unit architecture version number:
Trace unit implementation revision number:
|ETM revision for r4p0|
Bit fields and details not provided in this description are architecturally defined. See the Arm® Embedded Trace Macrocell Architecture Specification ETMv4.
The TRCIDR1 can be accessed through the external debug interface, offset