B3.8 ERR0PFGCTL, Error Pseudo Fault Generation Control Register

The ERR0PFGCTL is the Cortex®‑A76 node register that enables controlled fault generation.

Bit field descriptions

ERR0PFGCTL is a 32-bit read/write register.

Figure B3-6 ERR0PFGCTL bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


CDNEN, [31]

Count down enable. This bit controls transfers from the value that is held in the ERR0PFGCDN into the Error Generation Counter and enables this counter to start counting down. The possible values are:

0

The Error Generation Counter is disabled.

1The value that is held in the ERR0PFGCDN register is transferred into the Error Generation Counter. The Error Generation Counter counts down.
R, [30]

Restartable bit. When it reaches 0, the Error Generation Counter restarts from the ERR0PFGCDN value or stops. The possible values are:

0When it reaches 0, the counter stops.
1When it reaches 0, the counter reloads the value that is stored in ERR0PFGCDN and starts counting down again.
[29:7]
Reserved, RES0.
CE, [6]

Corrected error generation enable. The possible values are:

0

No corrected error is generated.

1A corrected error might be generated when the Error Generation Counter is triggered.
DE, [5]

Deferred Error generation enable. The possible values are:

0No deferred error is generated.
1A deferred error might be generated when the Error Generation Counter is triggered.
[4:2]
Reserved, RES0.
UC, [1]

Uncontainable error generation enable. The possible values are:

0

No uncontainable error is generated.

1An uncontainable error might be generated when the Error Generation Counter is triggered.
[0]
Reserved, RES0.
Configurations

There are no configuration notes.

ERR0PFGCTL resets to 0x00000000.

ERR0PFGCTL is accessible from the following registers when ERRSELR.SEL==0:

Non-ConfidentialPDF file icon PDF version100798_0400_00_en
Copyright © 2016–2019 Arm Limited or its affiliates. All rights reserved.