A6.2 Cache behavior

The implementation specific features of the instruction and data caches include:

  • At reset the instruction and data caches are disabled and both caches are automatically invalidated.


Caches in the core are invalidated automatically at reset deassertion unless the core power mode is initialized to Debug Recovery. See the Arm® DynamIQ™ Shared Unit Technical Reference Manual for more information.
  • You can enable or disable each cache independently.
  • Cache lockdown is not supported.
  • On a cache miss, data for the cache linefill is requested in critical word-first order.
Non-ConfidentialPDF file icon PDF version100798_0400_00_en
Copyright © 2016–2019 Arm Limited or its affiliates. All rights reserved.