A6.1.1 L1 instruction-side memory system

The L1 instruction memory system has the following key features:

  • Virtually Indexed, Physically Tagged (VIPT), which behaves as a Physically Indexed, Physically Tagged (PIPT) 4-way set-associative L1 data cache.
  • Fixed cache line length of 64 bytes.
  • Pseudo-LRU cache replacement policy.
  • 256-bit read interface from the L2 memory system.
Non-ConfidentialPDF file icon PDF version100798_0400_00_en
Copyright © 2016–2019 Arm Limited or its affiliates. All rights reserved.