9 Configuration register, CFG

This is the AHBAP Configuration register.

The CFG register characteristics are:

Attributes
Offset

0x0DF4

Type

Read-only

Reset

0x000101A0

Width

32

The following figure shows the bit assignments.

Figure 9-62 CFG register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-65 CFG register bit assignments

Bits Reset value Name Function
[31:20] 0b000000000000 RAZ/WI

Read-As-Zero, Writes Ignored.

[19:16] 0b0001 TARINC

TAR incrementer size. Returns 0x1 indicating a TAR incrementer size of 10-bits.

[15:12] 0b0000 RAZ/WI

Read-As-Zero, Writes Ignored.

[11:8] 0b0001 ERR

Error functionality implemented. Returns 0x1 indicating that Error Response Handling version 1 is implemented. See the Arm Debug Interface Architecture Specification ADIv6.0 for more information.

[7:4] 0b1010 DARSIZE

Size of DAR register space. Returns 0xA indicating that 1KB (256 registers, each 32-bit wide) of DAR is implemented.

[3:0] 0b0000 RAZ/WI

Read-As-Zero, Writes Ignored.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.