9 Target Selection Register, TARGETSEL

The TARGETSEL register selects the target device in a Serial Wire Debug multi-drop system. On a JTAG-DP, any access to this register is reserved, RES0. For SW-DP, the register programmer model is as shown in the description.

The TARGETSEL register characteristics are:

Attributes
Offset

0x000C

Type

Write-only

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 9-15 TARGETSEL register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-16 TARGETSEL register bit assignments

Bits Reset value Name Function
[31:28] 0b0000 TINSTANCE

SW-DP: Instance number for this device. Must be unique in a multi-drop system. Must match DLPIDR.TINSTANCE.

[27:12] 0x0 TPARTNO

Target part number. Must match TARGETID.TPARTNO.

[11:1] 0b00000000000 TDESIGNER

Designer ID. Must match TARGETID.TDESIGNER.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.