8 Cortex-A5 PIL overview

A description of the Cortex®‑A5 Processor Integration Layer (PIL).

The Cortex‑A5 PIL provides a configurable example integration of the processor and several tightly coupled debug components.

The Cortex‑A5 PIL is configurable and consists of the following:

The Cortex‑A5 PIL has the following interfaces:

The following figure shows a block diagram of the Cortex‑A5.

Figure 8-1 Cortex‑A5 PIL block diagram
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

This section contains the following subsections:
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.