|Home > Preface > About this book|
Arm CoreSight SoC-600 Technical Reference Manual. This book describes the CoreSight SoC-600 System Components and the features available in them.
n identifier indicates the revision status of the product described in this book, for example, r
|r||Identifies the major revision of the product, for example, r1.|
|p||Identifies the minor revision or modification status of the product, for example, p2.|
This book is written for the following audiences:
This book assumes that readers are familiar with AMBA® bus design and JTAG methodology.
This book is organized into the following chapters:
This chapter introduces the CoreSight™ SoC-600.
This chapter describes the functionality of the SoC-600.
This chapter describes the functionality of the APB infrastructure components.
This chapter describes the functionality of the ATB infrastructure components.
This chapter describes the functionality of the timestamp components.
This chapter describes the functionality of the Embedded Cross Trigger (ECT) components.
This chapter describes the functionality of the authentication components.
This chapter gives an overview of the Cortex® Processor Integration Layers (PILs).
This chapter describes the programmers models for all CoreSight™ SoC-600 components that have programmable registers.
This appendix describes the technical changes between released issues of this book.
The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.
See the Arm® Glossary for more information.
MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2>
The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.
Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.
The signal conventions are:
The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:
HIGH for active-HIGH signals.
LOW for active-LOW signals.
At the start or end of a signal name denotes an active-LOW signal.
This book contains information that is specific to this product. See the following documents for other relevant information.
This book contains information that is specific to this product. See the following documents for other relevant information:
The following confidential books are only available to licensees: