9 Identification Register, IDR

The IDR provides a mechanism for the debugger to know various identity attributes of the AP.

The IDR register characteristics are:









The following figure shows the bit assignments.

Figure 9-30 IDR register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the bit assignments.

Table 9-32 IDR register bit assignments

Bits Reset value Name Function
[31:28] 0b0001 REVISION

Revision. An incremental value starting at 0x0 for the first design of a component. See the css600 Component list in Chapter 1 for information on the RTL revision of the component.

[27:24] 0b0100 JEDEC_bank

The JEP106 continuation code. Returns 0x4, indicating Arm as the designer.

[23:17] 0b0111011 JEDEC_code

The JEP106 identification code. Returns 0x3B, indicating Arm as the designer.

[16:13] 0b1000 Class

Returns 0x8, indicating that this is a Memory Access Port.

[12:8] 0b00000 RAZ/WI

Read-As-Zero, Writes Ignored.

[7:4] 0b0000 Variant

Returns 0x0, indicating no variation from base type specified by IDR.Type.

[3:0] 0b0110 Type

Returns 0x6, indicating that this is an APB4 Access Port.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.