8 Cortex-M0 PIL overview

The Cortex®‑M0 Processor Integration Layer (PIL) consists of the following:

The Cortex‑M0 PIL has the following interfaces:

The following figure shows a block diagram of the Cortex‑M0.

Figure 8-6 Cortex‑M0 PIL block diagram
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

This section contains the following subsections:
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.