| Non-Confidential |  PDF version | 100806_0300_00_en | ||
| ||||
| Home > Programmers model > css600_tmc_etb introduction > Register descriptions > Latched Buffer Fill Level, LBUFLEVEL | ||||
| Non-Confidential | PDF version | 100806_0300_00_en | ||
| ||||
| Home > Programmers model > css600_tmc_etb introduction > Register descriptions > Latched Buffer Fill Level, LBUFLEVEL | ||||
Reading this register returns the maximum fill level of the trace memory in 32-bit words since this register was last read. Reading this register also results in its contents being updated to the current fill level. When entering Disabled state, it retains its last value. While in Disabled state, reads from this register do not affect its value. When exiting Disabled state, the LBUFLEVEL register is updated to the current fill level.
The LBUFLEVEL register characteristics are:
| Offset |
|
| Type | Read-only |
| Reset |
|
| Width | 32 |
The following figure shows the bit assignments.
The following table shows the bit assignments.
Table 9-300 LBUFLEVEL register bit assignments
| Bits | Reset value | Name | Function |
|---|---|---|---|
| [31:8] | 0x0 |
RAZ/WI | Read-As-Zero, Writes Ignored. |
| [7:0] | UNKNOWN | LBUFLEVEL | Latched Buffer Fill Level. Indicates the maximum fill level of the trace memory in 32-bit words since this register was last read. The width of the register is 1 + log2(MEM_SIZE). |
| Non-Confidential | PDF version | 100806_0300_00_en |
| Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. |
| Home > Programmers model > css600_tmc_etb introduction > Register descriptions > Latched Buffer Fill Level, LBUFLEVEL |