9 Integration Test Status Register, ITSTAT

Integration test register to view halt_req and restart_req values.

The ITSTAT register characteristics are:

Attributes
Offset

0x0EF8

Type

Read-only

Reset

0x0000000-

Width

32

The following figure shows the bit assignments.

Figure 9-519 ITSTAT register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-537 ITSTAT register bit assignments

Bits Reset value Name Function
[31:2] 0x0 SBZ

Software should write the field as all 0s.

[1] UNKNOWN ITTRESTARTREQ

Integration Test Restart Request status of the restart_req input. Integration testing mode: Behaves as a sticky bit and latches to 1 when tsgen receives restart request. Cleared on reading this register. If restart_req is asserted in the same cycle as an APB read of this register, the read takes priority and the register is cleared as a result. Always returns 0 in normal functional mode.

[0] UNKNOWN ITHALTREQ

Integration Test Halt Request status of the halt_req input. Integration testing mode: Behaves as a sticky bit and latches to 1 when tsgen receives halt request. Cleared on reading this register. If halt_req is asserted in the same cycle as an APB read of this register, the read takes priority and the register is cleared as a result. Always returns 0 in normal functional mode.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.