9 CTI Channel Input Status register, CTICHINSTATUS

Channel input status. If the channel input is driven by a source that generates single cycle pulses, this register is generally read as 0.

The CTICHINSTATUS register characteristics are:

Attributes
Offset

0x0138

Type

Read-only

Reset

0x0000000-

Width

32

The following figure shows the bit assignments.

Figure 9-560 CTICHINSTATUS register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-579 CTICHINSTATUS register bit assignments

Bits Reset value Name Function
[31:4] 0x0 SBZ

Software should write the field as all 0s.

[3:0] UNKNOWN CTICHINSTATUS

Channel input status.

0

One bit per channel input. 0 means that the input is LOW.

1

One bit per channel input. 1 means that the input is HIGH.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.