Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference ManualRevision r3p0
Home > Programmers model > css600_dp introduction > Register descriptions > Debug Port Identification Register, DPIDR

9 Debug Port Identification Register, DPIDR

The DPIDR provides information about the Debug Port.

The DPIDR register characteristics are:

Attributes
Offset

0x0000
Type

Read-only
Reset

0x0C013477
Width

32

The following figure shows the bit assignments.

Figure 9-2 DPIDR register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-3 DPIDR register bit assignments

Bits Reset value Name Function
[31:28] 0b0001 REVISION

Revision code. 0b0001 - r1p0.
[27:20] 0b11000000 PARTNO

Part Number of the Debug Port.
[16] 0b1 MIN

Transaction counter, Pushed-verify, and Pushed-find operations are not implemented.
[15:12] 0b0011 VERSION

Version of Debug Port architecture implemented. SoC-600 is DPv3, so the value of this field is 0x3.
[11:1] 0b01000111011 DESIGNER

Designer ID based on 11-bit JEDEC JEP106 continuation and identity code. The Arm value is 0x23B for this field.
[0] 0b1 RAO

RAO.
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 
Home > Programmers model > css600_dp introduction > Register descriptions > Debug Port Identification Register, DPIDR