9 CTI Trigger Input Status register, CTITRIGINSTATUS

Trigger input status. If the event_in input is driven by a source that generates single cycle pulses, this register is generally read as 0.

The CTITRIGINSTATUS register characteristics are:

Attributes
Offset

0x0130

Type

Read-only

Reset

0x--------

Width

32

The following figure shows the bit assignments.

Figure 9-558 CTITRIGINSTATUS register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-577 CTITRIGINSTATUS register bit assignments

Bits Reset value Name Function
[31:0] UNKNOWN TRIGINSTATUS

Trigger input status.

0

One bit per trigger input. 0 means that the input is LOW.

1

One bit per trigger input. 1 means that the input is HIGH.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.