Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference ManualRevision r3p0
Home > Programmers model > css600_cti introduction > Register descriptions > Integration Test Channel Output register, ITCHOUT

9 Integration Test Channel Output register, ITCHOUT

Integration test mode register, used to generate channel events.

The ITCHOUT register characteristics are:

Attributes
Offset

0x0EE4
Type

Read-write
Reset

0x00000000
Width

32

The following figure shows the bit assignments.

Figure 9-564 ITCHOUT register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-583 ITCHOUT register bit assignments

Bits Reset value Name Function
[31:4] 0x0 SBZ

Software should write the field as all 0s.
[3:0] 0b0000 CTICHOUT

Pulses the channel outputs.

0

No effect.
1

Pulse channel event for one clk cycle.
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 
Home > Programmers model > css600_cti introduction > Register descriptions > Integration Test Channel Output register, ITCHOUT