9 Control Register, CTL

This register controls trace stream capture. Setting the CTL.TraceCaptEn bit to 1 enables the TMC to capture the trace data. When trace capture is enabled, the formatter behavior is controlled by the FFCR register.

The CTL register characteristics are:

Attributes
Offset

0x0020

Type

Read-write

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 9-326 CTL register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-338 CTL register bit assignments

Bits Reset value Name Function
[31:1] 0x0 RAZ/WI

Read-As-Zero, Writes Ignored.

[0] 0b0 TraceCaptEn

Trace capture enable.

0

Disable trace capture.

1

Enable trace capture.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.