9 Integration Test Output Control Register, ITOUTCTR

This register enables control of the flushcomp output in integration mode. Writes to this register are allowed in integration mode, as well as functional mode. However, the programmed value is driven to the output pin only in integration mode.

The ITOUTCTR register characteristics are:

Attributes
Offset

0x0EFC

Type

Write-only

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 9-463 ITOUTCTR register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-478 ITOUTCTR register bit assignments

Bits Reset value Name Function
[31:1] 0x0 RAZ/WI

Read-As-Zero, Writes Ignored.

[0] 0b0 FLUSHCOMP

Sets the value of flushcomp in integration mode.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.