Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference ManualRevision r3p0
Home > Programmers model > css600_jtagap introduction > Register descriptions > Integration Mode Control Register, ITCTRL

9 Integration Mode Control Register, ITCTRL

The Integration Mode Control register is used to enable topology detection.

The ITCTRL register characteristics are:

Attributes
Offset

0x0F00
Type

Read-write
Reset

0x00000000
Width

32

The following figure shows the bit assignments.

Figure 9-147 ITCTRL register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-153 ITCTRL register bit assignments

Bits Reset value Name Function
[31:1] 0x0 RAZ/WI

Read-As-Zero, Writes Ignored.
[0] 0b0 IME

Integration Mode Enable. When set, the component enters integration mode, enabling topology detection or integration testing to be performed.
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 
Home > Programmers model > css600_jtagap introduction > Register descriptions > Integration Mode Control Register, ITCTRL