9 Integration Test ATB Master Control 1 register, ITATBMCTR1

This register enables control of the atid_m output in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to this register is driven on the atid_m output and the reads return 0x0.

The ITATBMCTR1 register characteristics are:

Attributes
Offset

0x0ED8

Type

Write-only

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 9-337 ITATBMCTR1 register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-349 ITATBMCTR1 register bit assignments

Bits Reset value Name Function
[31:7] 0x0 RAZ/WI

Read-As-Zero, Writes Ignored.

[6:0] 0b0000000 ATIDM

Controls the value of the atid_m[6:0] output in integration mode.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.