|Home > Programmers model > css600_tmc_etf introduction > Register descriptions > Integration Test ATB Master Control 1 register, ITATBMCTR1|
This register enables control of the atid_m output in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to this register is driven on the atid_m output and the reads return
The ITATBMCTR1 register characteristics are:
The following figure shows the bit assignments.
The following table shows the bit assignments.
Table 9-349 ITATBMCTR1 register bit assignments
Read-As-Zero, Writes Ignored.
Controls the value of the atid_m[6:0] output in integration mode.