9 Trigger Counter register, TRG

In Circular Buffer mode, the Trigger Counter register specifies the number of 32-bit words to capture in the trace memory, after detection of either a rising edge on the trigin input or a trigger packet in the incoming trace stream, that is, where atid_s = 0x7D. The value programmed must be aligned to the frame length of 128 bits.

The TRG register characteristics are:

Attributes
Offset

0x001C

Type

Read-write

Reset

0x000000--

Width

32

The following figure shows the bit assignments.

Figure 9-285 TRG register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-296 TRG register bit assignments

Bits Reset value Name Function
[31:7] 0x0 RAZ/WI

Read-As-Zero, Writes Ignored.

[6:0] UNKNOWN TRG

Trigger count. This count represents the number of 32-bit words of trace that are captured between a trigger packet and a trigger event. Software must program this register before setting CTL.TraceCaptEn bit if operating in CB mode.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.