9 Register summary

The following table shows the registers in offset order from the base memory address.

Note:

A reset value containing one or more '-' means that this register contains UNKNOWN or IMPLEMENTATION-DEFINED values. See the relevant register description for more information.

Locations that are not listed in the table are Reserved.

Table 9-190 css600_apbrom_gpr - APB4_Slave_0 register summary

Offset

Name

Type

Reset

Width

Description

0x0000

ROMEntry0

RO

0x0000----

32

ROM Entries register 0, ROMEntry0

0x0004

ROMEntry1

RO

0x0000----

32

ROM Entries register 1, ROMEntry1

0x0008

ROMEntry2

RO

0x0000----

32

ROM Entries register 2, ROMEntry2

0x07FC

ROMEntry511

RO

0x001F----

32

ROM Entries register 511, ROMEntry511

0x0A00

DBGPCR0

RW

0x00000001

32

Debug Power Control Register 0, DBGPCR0

0x0A04

DBGPCR1

RW

0x00000001

32

Debug Power Control Register 1, DBGPCR1

0x0A08

DBGPCR2

RW

0x00000001

32

Debug Power Control Register 2, DBGPCR2

0x0A7C

DBGPCR31

RW

0x00000001

32

Debug Power Control Register 31, DBGPCR31

0x0A80

DBGPSR0

RW

0x00000000

32

Debug Power Status Register 0, DBGPSR0

0x0A84

DBGPSR1

RW

0x00000000

32

Debug Power Status Register 1, DBGPSR1

0x0A88

DBGPSR2

RW

0x00000000

32

Debug Power Status Register 2, DBGPSR2

0x0AFC

DBGPSR31

RW

0x00000000

32

Debug Power Status Register 31, DBGPSR31

0x0B00

SYSPCR0

RW

0x00000001

32

System Power Control Register 0, SYSPCR0

0x0B04

SYSPCR1

RW

0x00000001

32

System Power Control Register 1, SYSPCR1

0x0B08

SYSPCR2

RW

0x00000001

32

System Power Control Register 2, SYSPCR2

0x0B7C

SYSPCR31

RW

0x00000001

32

System Power Control Register 31, SYSPCR31

0x0B80

SYSPSR0

RW

0x00000000

32

System Power Status Register 0, SYSPSR0

0x0B84

SYSPSR1

RW

0x00000000

32

System Power Status Register 1, SYSPSR1

0x0B88

SYSPSR2

RW

0x00000000

32

System Power Status Register 2, SYSPSR2

0x0BFC

SYSPSR31

RW

0x00000000

32

System Power Status Register 31, SYSPSR31

0x0C00

PRIDR0

RO

0x00000000

32

Power Request ID Register, PRIDR0

0x0C10

DBGRSTRR

RW

0x00000000

32

Debug Reset Request Register, DBGRSTRR

0x0C14

DBGRSTAR

RW

0x00000000

32

Debug Reset Acknowledge Register, DBGRSTAR

0x0C18

SYSRSTRR

RW

0x00000000

32

System Reset Request Register, SYSRSTRR

0x0C1C

SYSRSTAR

RW

0x00000000

32

System Reset Acknowledge Register, SYSRSTAR

0x0FB8

AUTHSTATUS

RO

0x000000--

32

Authentication Status Register, AUTHSTATUS

0x0FBC

DEVARCH

RO

0x47700AF7

32

Device Architecture Register, DEVARCH

0x0FC8

DEVID

RO

0x000000-0

32

Device Configuration Register, DEVID

0x0FD0

PIDR4

RO

0x00000004

32

Peripheral Identification Register 4, PIDR4

0x0FD4

PIDR5

RO

0x00000000

32

Peripheral Identification Register 5, PIDR5

0x0FD8

PIDR6

RO

0x00000000

32

Peripheral Identification Register 6, PIDR6

0x0FDC

PIDR7

RO

0x00000000

32

Peripheral Identification Register 7, PIDR7

0x0FE0

PIDR0

RO

0x000000--

32

Peripheral Identification Register 0, PIDR0

0x0FE4

PIDR1

RO

0x000000--

32

Peripheral Identification Register 1, PIDR1

0x0FE8

PIDR2

RO

0x000000--

32

Peripheral Identification Register 2, PIDR2

0x0FEC

PIDR3

RO

0x00000000

32

Peripheral Identification Register 3, PIDR3

0x0FF0

CIDR0

RO

0x0000000D

32

Component Identification Register 0, CIDR0

0x0FF4

CIDR1

RO

0x00000090

32

Component Identification Register 1, CIDR1

0x0FF8

CIDR2

RO

0x00000005

32

Component Identification Register 2, CIDR2

0x0FFC

CIDR3

RO

0x000000B1

32

Component Identification Register 3, CIDR3

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.