9 Scatter List Address Low register, SLADDRLO

This register, together with the SLADDRHI register, enables the CATU to locate the scatter list in the system memory. Software must program the SLADDRLO register with an initial value before setting the CONTROL.ENABLE bit to 1. It is writable only when CONTROL.ENABLE is clear and STATUS.READY is set. The Scatter List in the system memory must be aligned to a 4KB address boundary.

The SLADDRLO register characteristics are:

Attributes
Offset

0x0020

Type

Read-write

Reset

0x--------

Width

32

The following figure shows the bit assignments.

Figure 9-487 SLADDRLO register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-503 SLADDRLO register bit assignments

Bits Reset value Name Function
[31:12] UNKNOWN SLADDRLO

Holds bits [31:12] of the lower 32 bits of the AXI address that is used to locate the scatter list in the system memory.

[11:0] UNKNOWN RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.