Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference ManualRevision r3p0
Home > Programmers model > css600_tmc_ets introduction > Register descriptions > Component Identification Register 0, CIDR0

9 Component Identification Register 0, CIDR0

The CIDR0 register is part of the set of component identification registers.

The CIDR0 register characteristics are:

Attributes
Offset

0x0FF0
Type

Read-only
Reset

0x0000000D
Width

32

The following figure shows the bit assignments.

Figure 9-441 CIDR0 register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-455 CIDR0 register bit assignments

Bits Reset value Name Function
[31:8] 0x0 RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:0] 0b00001101 PRMBL_0

Preamble. Returns 0x0D.
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 
Home > Programmers model > css600_tmc_ets introduction > Register descriptions > Component Identification Register 0, CIDR0