9 Device Configuration Register, DEVID

This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.

The DEVID register characteristics are:

Attributes
Offset

0x0FC8

Type

Read-only

Reset

0x000000-0

Width

32

The following figure shows the bit assignments.

Figure 9-210 DEVID register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-218 DEVID register bit assignments

Bits Reset value Name Function
[31:6] 0x0 RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

[5] 0b1 PRR

Indicates that power request functionality is included. Set by the GPR_PRESENT parameter.

0

GPR is not included (css600_rom).

1

GPR is included (css600_rom_gpr).

[4] IMPLEMENTATION_DEFINED SYSMEM

Indicates whether system memory is present on the bus. Set by the SYSMEMparameter.

0

System memory is not present and the bus is a dedicated debug bus.

1

Indicates that there is system memory on the bus.

[3] 0b0 RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

[2:0] 0b000 FORMAT

Indicates that this is a 32-bit ROM table.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.