9 Counter Control Register, CNTCR

The counter control register controls the counter increments.

The CNTCR register characteristics are:

Attributes
Offset

0x0000

Type

Read-write

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 9-512 CNTCR register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-530 CNTCR register bit assignments

Bits Reset value Name Function
[31:2] 0x0 RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

[1] 0b0 HDBG

Halt On Debug.

0

Do not halt on debug. The halt_req signal into the counter has no effect.

1

Halt on debug. When the halt_req pulse is received, the count value is held static.

[0] 0b0 EN

Enable Bit.

0

The counter is disabled. Count is not incrementing.

1

The counter is enabled. Count is incrementing.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.