8 Cortex®‑R4 PIL debug memory map

The debug components in the Cortex®‑R4 PIL share memory space with the processor system.

The following tables show the locations of the Cortex‑R4 PIL CoreSight™ components.

Table 8-8 Cortex‑R4 PIL debug memory map

APB address range, PADDRDBG[16:0] Components
0x00000-0x00FFF ROM table.
0x10000-0x10FFF Cortex‑R4 processor.
0x18000-0x18FFF CTI.
0x1C000-0x1CFFF ETM-R4.
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.