|Home > Programmers model > css600_tmc_etf introduction > Register descriptions > Periodic Synchronization Counter Register, PSCR|
This register determines the reload value of the Periodic Synchronization Counter. This counter enables the frequency of sync packets to be optimized to the trace capture buffer size. The default behavior of the counter is to generate periodic synchronization requests, syncreq_s, on the ATB slave interface.
The PSCR register characteristics are:
The following figure shows the bit assignments.
The following table shows the bit assignments.
Table 9-346 PSCR register bit assignments
Read-As-Zero, Writes Ignored.
Periodic Synchronization Count. Determines the reload value of the Synchronization Counter. The reload value takes effect the next time the counter reaches zero. When trace capture is enabled, the Synchronization Counter counts the number of bytes of trace data that is stored into the trace memory, regardless of whether the trace data has been formatted by the TMC or not, since the occurrence of the last sync request on the ATB slave interface. When the counter reaches 0, a sync request is sent on the ATB slave interface. Reads from this register return the reload value that is programmed in this register. This field resets to