Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference ManualRevision r3p0
Home > Programmers model > css600_apbap introduction > Register descriptions > Claim Tag Clear Register, CLAIMCLR

9 Claim Tag Clear Register, CLAIMCLR

This register forms one half of the claim tag value. On writes, this location enables individual bits to be cleared. On reads, it returns the current claim tag value.

The CLAIMCLR register characteristics are:

Attributes
Offset

0x0FA4
Type

Read-write
Reset

0x00000000
Width

32

The following figure shows the bit assignments.

Figure 9-34 CLAIMCLR register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-36 CLAIMCLR register bit assignments

Bits Reset value Name Function
[31:2] 0x0 RAZ/WI

Read-As-Zero, Writes Ignored.
[1:0] 0b00 CLR

A bit-programmable register bank that clears the claim tag value. It is zero at reset. It is used by software agents to signal to each other ownership of the hardware. It has no direct effect on the hardware itself.
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 
Home > Programmers model > css600_apbap introduction > Register descriptions > Claim Tag Clear Register, CLAIMCLR