Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference ManualRevision r3p0
Home > Programmers model > css600_cti introduction > Register descriptions > Peripheral Identification Register 2, PIDR2

9 Peripheral Identification Register 2, PIDR2

The PIDR2 register is part of the set of peripheral identification registers.

The PIDR2 register characteristics are:

Attributes
Offset

0x0FE8
Type

Read-only
Reset

0x0000001B
Width

32

The following figure shows the bit assignments.

Figure 9-583 PIDR2 register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-602 PIDR2 register bit assignments

Bits Reset value Name Function
[31:8] 0x0 RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4] 0b0001 REVISION

Revision. It is an incremental value starting at 0x0 for the first design of a component. See the css600 Component list in Chapter 1 for information on the RTL revision of the component.
[3] 0b1 JEDEC

1 - Always set. Indicates that a JEDEC assigned value is used.
[2:0] 0b011 DES_1

JEP106 identification code, bits[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 
Home > Programmers model > css600_cti introduction > Register descriptions > Peripheral Identification Register 2, PIDR2