9 Configuration register, CFG

This is the APBAP Configuration register.

The CFG register characteristics are:

Attributes
Offset

0x0DF4

Type

Read-only

Reset

0x000101A0

Width

32

The following figure shows the bit assignments.

Figure 9-28 CFG register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-30 CFG register bit assignments

Bits Reset value Name Function
[31:20] 0b000000000000 RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

[19:16] 0b0001 TARINC

TAR incrementer size. Returns 0x1 indicating a TAR incrementer size of 10-bits.

[15:12] 0b0000 RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

[11:8] 0b0001 ERR

Indicates the type of error handling that is implemented.

0x0

Error response handling 0. This means that CSW.ERRNPASS, CSW.ERRSTOP, and TRR are not implemented.

0x1

Error response handling 1. This means that CSW.ERRNPASS, CSW.ERRSTOP, and TRR are implemented.

[7:4] 0b1010 DARSIZE

Size of DAR register space. Returns 0xA indicating that 1KB (256 registers, each 32-bit wide) of DAR is implemented.

[3:0] 0b0000 RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.