9 Integration Test Interrupt register, ITIRQ

This register controls the value of the addrerr interrupt output in integration mode, that is when ITCTRL.IME is set. In normal mode this register behaves as RAZ/WI. In integration mode the value written to bit[0] of this register is driven on the addrerr output pin.

The ITIRQ register characteristics are:

Attributes
Offset

0x0ED0

Type

Write-only

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 9-492 ITIRQ register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-508 ITIRQ register bit assignments

Bits Reset value Name Function
[31:1] 0x0 RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.

[0] 0b0 ADDRERR

In Integration Test Mode the addrerr output is directly controlled by this bit.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.