9 Trigger Counter Multiplier Register, TCMR

Contains the selectors for the trigger counter multiplier. Several multipliers can be selected to create the required multiplier value between 1 (TCMR[4:0] = 0x0) and 2^31 (TCMR[4:0] = 0x1F). When more than one bit it set, the effective multiplier value is the product of selected multipliers.

The TCMR register characteristics are:

Attributes
Offset

0x0108

Type

Read-write

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 9-449 TCMR register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-464 TCMR register bit assignments

Bits Reset value Name Function
[31:5] 0x0 RAZ/WI

Read-As-Zero, Writes Ignored.

[4] 0b0 MULT64K

Multiply the Trigger Counter by 65536.

0

Multiplier disabled.

1

Multiplier enabled.

[3] 0b0 MULT256

Multiply the Trigger Counter by 256.

0

Multiplier disabled.

1

Multiplier enabled.

[2] 0b0 MULT16

Multiply the Trigger Counter by 16.

0

Multiplier disabled.

1

Multiplier enabled.

[1] 0b0 MULT4

Multiply the Trigger Counter by 4.

0

Multiplier disabled.

1

Multiplier enabled.

[0] 0b0 MULT2

Multiply the Trigger Counter by 2.

0

Multiplier disabled.

1

Multiplier enabled.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.