4 Clocks and resets

The clock and reset signals of the TPIU are clk, tranclk_in, reset_n, and treset_n.

The TPIU includes an asynchronous bridge between the traceclk_in clock domain and the rest of the design.

An external APB asynchronous bridge can be used to bridge to another clock domain if necessary.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.