|Home > Programmers model > css600_tmc_etb introduction > Register descriptions > Integration Test ATB Control 2 Register, ITATBCTR2|
This register enables control of ATB slave outputs atready_s, afvalid_s, and syncreq_s in integration mode. In functional mode, this register behaves as RAZ/WI. In integration mode, the value that is written to any bit of this register is driven on the output pin that is controlled by that bit and the reads return
The ITATBCTR2 register characteristics are:
The following figure shows the bit assignments.
The following table shows the bit assignments.
Table 9-309 ITATBCTR2 register bit assignments
Read-As-Zero, Writes Ignored.
Controls the value of syncreq_s output in integration mode.
Controls the value of afvalid_s output in integration mode.
Controls the value of atready_s output in integration mode.