1 Product revisions

This section describes the differences in functionality between product revisions of the CoreSight™ SoC-600.

r0p0
First release of CoreSight SoC-600.
r1p0

Second release of CoreSight SoC-600.

Added new components:

  • Narrow Timestamp (NTS) components. Timestamp interpolator.
  • Processor Integration Layer (PIL) component for Cortex®-M4.
r2p0

Third release of CoreSight SoC-600.

Added new components:

  • CoreSight Address Translation Unit (CATU).
  • Cortex-M0, Cortex-M3, Cortex-R4, Cortex-R5, Cortex-A5, Cortex-A8, and Cortex-A9 Processor Integration Layer (PIL) components.
r3p0

Fourth release of CoreSight SoC-600.

Added new component:

  • TracePort Interface Unit (TPIU).
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.