Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Arm® CoreSight™ System-on-Chip SoC-600 Technical Reference ManualRevision r3p0
Home > Programmers model > css600_apbap introduction > Register descriptions > Peripheral Identification Register 1, PIDR1

9 Peripheral Identification Register 1, PIDR1

The PIDR1 register is part of the set of peripheral identification registers.

The PIDR1 register characteristics are:

Attributes
Offset

0x0FE4
Type

Read-only
Reset

0x000000B9
Width

32

The following figure shows the bit assignments.

Figure 9-43 PIDR1 register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-45 PIDR1 register bit assignments

Bits Reset value Name Function
[31:8] 0x0 RES0

Reserved bit or field with Should-Be-Zero-or-Preserved (SBZP) behavior.
[7:4] 0b1011 DES_0

JEP106 identification code, bits[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.
[3:0] 0b1001 PART_1

Part number, bits[11:8]. Taken together with PIDR0.PART_0 it indicates the component. The Part Number is selected by the designer of the component.
Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved. 
Home > Programmers model > css600_apbap introduction > Register descriptions > Peripheral Identification Register 1, PIDR1