|Home > Programmers model > css600_tmc_etb introduction > Register descriptions > Status register, STS|
Indicates the status of the Trace Memory Controller. After a reset, software must ignore all the fields of this register except STS.TMCReady. The other fields have meaning only when the TMC has left the Disabled state. Writes to all RO fields of this register are ignored.
The STS register characteristics are:
The following figure shows the bit assignments.
The following table shows the bit assignments.
Table 9-292 STS register bit assignments
Read-As-Zero, Writes Ignored.
Trace buffer empty. If set, this bit indicates that the trace memory does not contain any valid trace data. However, this does not mean that the pipeline stages within the TMC are empty. To determine whether the internal pipeline stages are empty, the software must read the STS.TMCReady bit.
Formatter pipeline empty. This bit is deprecated and is present in this register to support backwards compatibility with earlier versions of the ETB. It is set when trace capture has stopped, and all internal pipelines and buffers have drained. Unlike STS.TMCReady, it is not affected by buffer drains and AXI accesses. It is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state.
TMC ready. This flag is set when trace capture has stopped and all internal pipelines and buffers have drained, the TMC is not draining as a result of FFCR.DrainBuffer bit being set (ETF only), and the AXI interface is not busy and the response for final AXI write has been received (ETR only) are all true. This bit is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state.
TMC triggered. This bit is set when trace capture is in progress and the TMC has detected a trigger event. This bit is cleared to 0 when leaving the Disabled state and retains its value when entering the Disabled state. A trigger event is when the TMC has written a set number of data words, as programmed in the TRG register, into the trace memory after a rising edge of trigin input, or a trigger packet (atid_s =
Trace memory full. This bit helps in determining the amount of valid data present in the trace memory. It is not affected by the reprogramming of pointer registers in Disabled state. It is cleared when the TMC leaves Disabled state.