9 Integration Test ATB Control Register 0, ITATBCTR0

This register indicates the values of atvalid_s, afready_s, and atbytes_s inputs in integration mode. Reads are allowed even in functional mode, but the register is disabled and does not get updated even if the inputs change. The reset value depends on an external source driving these inputs.

The ITATBCTR0 register characteristics are:

Attributes
Offset

0x0EF8

Type

Read-only

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 9-462 ITATBCTR0 register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-477 ITATBCTR0 register bit assignments

Bits Reset value Name Function
[31:10] 0x0 RAZ/WI

Read-As-Zero, Writes Ignored.

[9:8] 0b00 ATBYTESS

Reads the value of atbytes_s[1:0] in integration mode.

[7:3] 0b00000 RAZ/WI

Read-As-Zero, Writes Ignored.

[2] 0b0 ATWAKEUPS

Reads the value of atwakeup_s in integration mode.

[1] 0b0 AFREADY

Reads the value of afready_s in integration mode.

[0] 0b0 ATVALID

Reads the value of atvalid_s in integration mode.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.