9 Integration test control register 0, ITATBCTR0

This register allows observability and controllability of the ATBYTES buses, and AFREADY and ATVALID signals into, and out of, the funnel. For slave signals coming into the funnel, the register views the ports that are selected through the funnel control register. Only one port must be selected for integration test.

The ITATBCTR0 register characteristics are:

Attributes
Offset

0x0EFC

Type

Read-write

Reset

0x00000000

Width

32

The following figure shows the bit assignments.

Figure 9-229 ITATBCTR0 register bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the bit assignments.

Table 9-238 ITATBCTR0 register bit assignments

Bits Reset value Name Function
[31:10] 0x0 SBZ

Software should write the field as all 0s.

[9:8] 0b00 ATBYTES

Reads the value on atbytes_s[1:0] and writes the values on atbytes_m[1:0].

[7:2] 0b000000 SBZ

Software should write the field as all 0s.

[1] 0b0 AFREADY

Reads and controls the afready signals into, and out of, the funnel.

0

On reads: afready_s is LOW. On writes: sets afready_m LOW.

1

On reads: afready_s is HIGH. On writes: sets afready_m HIGH.

[0] 0b0 ATVALID

Reads and controls the atvalid signals into, and out of, the funnel.

0

On reads: atvalid_s is LOW. On writes: sets atvalid_m LOW.

1

On reads: atvalid_s is HIGH. On writes: sets atvalid_m HIGH.

Non-ConfidentialPDF file icon PDF version100806_0300_00_en
Copyright © 2017, 2018 Arm Limited or its affiliates. All rights reserved.