4.3 I/O signals

This section describes the I/O signals at the top level of the example system inCortex®-M3 DesignStart™ Eval.

For more details about the interfaces, see the ARM® Cortex®-M3 DesignStart™ Eval FPGA User Guide.

This section contains the following subsections:
Non-ConfidentialPDF file icon PDF versionARM 100894_0000_00_en
Copyright © 2017 ARM Limited or its affiliates. All rights reserved.