ARM Cortex-M3 DesignStart Eval Customization Guide : Chapter 5 Customizations in the FPGA Evaluation Flow

Non-Confidential

ARM 100897_0000_00_en

ARM^® Cortex^®-M3 DesignStart™ Eval Customization Guide

Revision r0p0

Home > Customizations in the FPGA Evaluation Flow

Chapter 5 Customizations in the FPGA Evaluation Flow

This chapter describes the typical customizations and the customization issues that might occur in the FPGA Evaluation Flow for Cortex^®-M3 DesignStart™ Eval.

It contains the following sections:

5.1 FPGA flow.
5.2 Increasing the processor clock speed.
5.3 Porting to a different platform.

Non-Confidential	PDF version	ARM 100897_0000_00_en
Copyright © 2017 ARM Limited or its affiliates. All rights reserved.

Home > Customizations in the FPGA Evaluation Flow