|Non-Confidential||PDF version||ARM 100897_0000_00_en|
|Home > Customizations in the FPGA Evaluation Flow > Porting to a different platform > Debug|
Cortex®-M3 DesignStart™ Eval has multiple methods of connection for debugging the operation of the Cortex-M3 processor and the FPGA.
ARM recommends that JTAG or SWD is made available, so that there is access to the processor debug functionality.
JTAG can be connected to the external pins, or connected as an extension of the FPGA debug infrastructure.
If you export the SWD interface from the FPGA, you can use any of the following: