|Non-Confidential||PDF version||ARM 100897_0000_00_en|
|Home > Typical customizations > Low-power optimizations > Power gating|
In a more complex design, it can be beneficial to gate the power and clocks in inactive regions of the design. Power gating reduces leakage power at the expense of a more complex design.
If you implement power gating, then you are required to: