|Home > Introduction > Processor implementation > VIC ports in PV models|
The ARMCortexR4CT and ARMCortexR5x
nCT models implement a simplified model of the Vectored Interrupt Controller (VIC) port.
The protocol consists of two ports:
The expected interrupt sequence is:
The interaction between the processor and the VIC is untimed after the processor acknowledges the interrupt, so certain interrupt sequences cannot occur in the code translation processor models.